Call for papers :

Submission Last Date 31/10/2017
Status Notification Within 2 Days
Submit Paper Online

Check Paper Status

Paper Status

News & Updates

IJAERD provides Hard Copy of Published Certificates of Publication to each author.

We have started accepting articles by online means directly through website. Article submission link is given on left side

IJAERD Provide Review card, Acceptance Letter and Fee Receipt without taking any extra charges

IJAERD invites research paper from various engineering disciplines for Vol.1 Issue 12 (Dec. - 2014) issue,

Conference Proceedings

National Conference on Emerging Trends in Computer & Electrical Engineering (ETCEE - 2014) March 7-8, 2014, Organized by Atmiya Institute of Technology and Science, Rajkot

National Conference on Recent Research in Engineering and Technology (NCRRET-2015) organizing by Dr. Jivraj Mehta Institute of Technology, Mogar-Anand

National Conference on Emerging Trends in Computer, Electrical & Electronics (ETCEE - 2015), March 13-14, 2015, Organized by Atmiya Institute of Technology and Science, Rajkot

Paper Details

Paper Title
Design of Low Power Phase Locked Loop using Current Starved Voltage Controlled Oscillator
Abstract
This work is based on design of low power PLL with the help of CSVCO. The conventional voltage control oscillator will take more power as compare to CSVCO. VCO is the major part of PLL circuit and it affects the system performance in terms of power consumption and noise performance. In modern VCO design power consumption and high output frequency range have become important performance metrics .To design PLL proposed circuit will replace PLL with CSVCO .Because the VDD varies ±10% of 1.8V i.e from 1.62V to 1.98V.For this voltage variation the ring architecture produces an output frequency from 4.175GHz to 5.077GHz with the difference of 992 MHz, which is large variation. The output frequency is not stable when it is dependent on VDD. In most of the application PLL are used for clock and data recovery purpose to achieve this the CSVCO will use. This CSVCO is applicable for PLL application such as clock generation and recovery, frequency synthesizer, fast locking in digital circuit etc. The proposed circuit area and power consumption are very less and compatible for PLL application. The circuit analysis is performed and respective wave form are generated at 1MHz and power gain estimation at1GHz is 33.22E-6 is obtained with supply voltage of 1V. All the generated wave form are analyzed by using Cadence Virtuoso Gpdk045nm CMOS technology.
KeyWord
Phase Locked Loop, Current Starved Voltage Control Oscillator, and Voltage Control Oscillator.
Others Details
Paper Id : 20978
Author Name : Jagbandhan kindo
Co-Author Name(s) : K.Bapayya
Volume/Issue No : Volume 04 Issue 10
Page No : 54-60
DOI Number : DOI:10.21090/IJAERD.20978
Publication Date : 2017-10-08
License : This work is licensed under a Creative Commons Attribution 4.0 International License.
website : http://www.ijaerd.com/index.php
Impact Factor : 4.72, SJIF-2016
ISSN Details : eISSN: 2348-4470, pISSN:2348-6406