Call for papers :

Submission Last Date 28/02/2018
Status Notification Within 2 Days
Submit Paper Online

Check Paper Status

Paper Status

News & Updates

IJAERD provides Hard Copy of Published Certificates of Publication to each author.

We have started accepting articles by online means directly through website. Article submission link is given on left side

IJAERD Provide Review card, Acceptance Letter and Fee Receipt without taking any extra charges

IJAERD invites research paper from various engineering disciplines for Vol.1 Issue 12 (Dec. - 2014) issue,

Conference Proceedings

National Conference on Emerging Trends in Computer & Electrical Engineering (ETCEE - 2014) March 7-8, 2014, Organized by Atmiya Institute of Technology and Science, Rajkot

National Conference on Recent Research in Engineering and Technology (NCRRET-2015) organizing by Dr. Jivraj Mehta Institute of Technology, Mogar-Anand

National Conference on Emerging Trends in Computer, Electrical & Electronics (ETCEE - 2015), March 13-14, 2015, Organized by Atmiya Institute of Technology and Science, Rajkot

Paper Details

Paper Title
Design of DPLL and Implementation of BIST to Evaluate its Characteristics
All digital systems need to synchronize between Integrated Circuits and functional blocks, mainly to progress digital systems operations for excellence in performance. Future processors need to work with different ICs and IPs, whose operating speed is different; there is requirement for high speed clocks. This has to be done by just using the low frequency on board clock. To generate the on-chip clocks to have well-timed, Phase locked-loops (PLLs) are used. But designing a fully digital PLL is needed because all the designs are digital and analog component will need more power and will reduce efficiency. Most of the traditional PLL are monolithic design with other circuits. The proposed DPLL is just based on counters, dividers and digital phase lock detectors which are easy to fabricate when compared to analog component and can be integrated in any system easily. It can generate wide range of frequencies and has in built BIST to test the operation of PLL and to determine characteristics like lock time, jitter and duty cycle. The experimental results of DPLL with waveforms are shown for 50 MHz reference clock signal to generate 200 MHz clock DPLL. BIST for the PLL is implemented using TESSENT TOOL.
Others Details
Paper Id : 25463
Volume/Issue No : Volume 04 Issue 11
Page No : 122-128
DOI Number : DOI:10.21090/IJAERD.25463
Publication Date : 2017-11-09
License : This work is licensed under a Creative Commons Attribution 4.0 International License.
website :
Impact Factor : 4.72, SJIF-2016
ISSN Details : eISSN: 2348-4470, pISSN:2348-6406