Call for papers :

Submission Last Date 30/04/2018
Status Notification Within 2 Days
Submit Paper Online

Check Paper Status

Paper Status

News & Updates

IJAERD provides Hard Copy of Published Certificates of Publication to each author.

We have started accepting articles by online means directly through website. Article submission link is given on left side

IJAERD Provide Review card, Acceptance Letter and Fee Receipt without taking any extra charges

IJAERD invites research paper from various engineering disciplines for Vol.1 Issue 12 (Dec. - 2014) issue,

Conference Proceedings

National Conference on Emerging Trends in Computer & Electrical Engineering (ETCEE - 2014) March 7-8, 2014, Organized by Atmiya Institute of Technology and Science, Rajkot

National Conference on Recent Research in Engineering and Technology (NCRRET-2015) organizing by Dr. Jivraj Mehta Institute of Technology, Mogar-Anand

National Conference on Emerging Trends in Computer, Electrical & Electronics (ETCEE - 2015), March 13-14, 2015, Organized by Atmiya Institute of Technology and Science, Rajkot

Paper Details

Paper Title
Design of High speed fixed and reconfigurable FIR filter for speech signal processing
Abstract
Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant multiplications (MCM) technique that results in significant saving of computation. However, transpose form configuration does not directly support the block processing unlike direct-form configuration. In this paper, we explore the possibility of realization of block FIR filter in transpose form configuration for area-delay efficient realization of large order FIR filters for both fixed and reconfigurable applications. Based on a detailed computational analysis of transpose form configuration of FIR filter, we have derived a flow graph for transpose form block FIR filter with optimized register complexity. A generalized block formulation is presented for transpose form FIR filter. We have derived a general multiplier-based architecture for the proposed transpose form block filter for reconfigurable applications. A low-complexity design using the MCM scheme is also presented for the block implementation of fixed FIR filters. The proposed structure involves significantly less area-delay than the existing block implementation of direct-form structure for medium or large filter lengths, while for the short-length filters For the same filter length and the same block size, the proposed structure involves less area and delay that of the existing direct-form block FIR structure. All the synthesis and simulation results of the Proposed High performance FIR Filters are performed on Xilinx ISE 14.7 using Verilog HDL.
KeyWord
Block processing, finite-impulse response (FIR) filter, reconfigurable architecture, VLSI.
Others Details
Paper Id : 73019
Author Name : D.SONY
Volume/Issue No : Volume 05 Issue 01
Page No : 136-148
DOI Number : DOI:10.21090/IJAERD.73019
Publication Date : 2018-01-12
License : This work is licensed under a Creative Commons Attribution 4.0 International License.
website : http://www.ijaerd.com/index.php
Impact Factor : 4.72, SJIF-2016
ISSN Details : eISSN: 2348-4470, pISSN:2348-6406